Benha University Faculty of Engineering (at Shoubra) Electrical Engineering Department



MidTerm Exam (Total Mark: 25)

Subject: Microprocessors

Date: Sat 12/11/2016

Duration: 1 Hour

Nan	ne:		3rd / 4th	n year	B.N :	S	Score :	
1. (10	points) Identify the	e choice that	best completes th	he statem	ent or answers the	questio	on.	
,	If $ES = D321H$, then the range of physical addresses for the extra segment is:							
()	A. 00000H – 0D321H				C. D3210H – E320FH			
	B. D3210H – D321FH			D.	D. 0D321H - 1D320H			
(2)	What is the larges	hat is the largest signed integer that may be stored in 32 bits?						
	A. $2^{32} - 1$		B. $2^{31} - 1$	С.	2^{32}	D.	2^{31}	
(3)	The ———— al	llows the pro	gram to single ste	ep (execu	te one instruction a	at a tim	ne).	
	A. Carry Fl	ag	B. Direction Flag	g C .	Trap Flag	D.	Parity Flag	
(4)	Why you use Memory Segmentation in 8086 Microprocessor?							
		A. allow the processor to access 64kb of memory						
	B. allow the processor to access more than 64kb of memory							
(F)		C. None of the above						
(5)	MOV BL, 8C	What will be the contents of register AL after the following has been executed MOV BL 8C						
	MOV AL, 7E							
	ADD AL, BL							
	A. 0A and carry flag is set				C. 0A and carry flag is reset			
	B. 6A and carry flag is set			D.	D. 6A and carry flag is reset			
(6)	Data transfer instructions will.							
	A. Affect flag register				C. Use RSI and RDI registers			
	B. Not affect flag register			D.	Non of the above			
(7)	Which mode does			1 0	Til 4 1	ъ	NT C.1 1	
(0)	A. Real mod		B. Protected m				None of the above	
(8)	If $CS = 7FA2H$, SS							
(0)	A. 83DAE		B. 438EH		83DA0H	Д.	438FH	
(9)	In protected mode memory addressing segment registers used as							
	A. A selector to global descriptor table B. A selector to local descriptor table							
	C. A segment register for real mode segments							
	D. A selector to either local or global descriptor table							
(10)	What type of circu	iit is used to	provides signal p	rotection	and amplification			
()	A. Decoder		B. Latch		Buffer	D.	Register	
(11)	The basic parts of	an instruction	on, in order from	left to rig	ht, are:		-	
, ,	_		monic, operand(s)	~	label, mnemonic,	comme	ent	
			,	•	mnemonic, opera			

Nov 12, 2016 ${\bf Microprocessors}$

	(12)	A mach	ine cycle refers to						
	A. fetching an instruction				struction	a			
	B. executing an instruction D. clock speed								
		\mathbf{C}	fetching, decoding	ng and executing an	n in-				
	(13)	Which f	dag does the 80x86 us	se to check for unsigned	d arith	metic overflow?			
		A	. OF	B. SF	С.	\mathbf{CF}	D. None of the above		
	(14)	SP is as	sociated with	By default					
		A	. ES	B. DS	С.	SS	D. CS		
	(15)	What is	the memory address	of the next instruction	ı if CS	= 3456H and IP $=$	ABCDH		
		A	. E023H	B. ABCDH	$\mathbf{C}.$	3F12DH	D. AF126H		
	(16)	Which r	egister are used as ar	offset address for the	string	instruction destina	tion in the microprocessor?		
		A	SI	B. DX	С.	DI	D. BX		
	(17)	What is	the purpose of the se	egment register in prot	ected 1	mode memory addr	essing?		
		A	. selects the descript	or from a descriptor ta	ble C.	chooses either the	global or local table		
		В	3. sets privilege level		D.	All of the above			
	(18)	The pro	gram-invisible registe	rs are					
		\mathbf{A}	. The segment reg	isters cache	С.	paging registers			
		В	s. segment registers		D.	Operating system	registers		
	(19)	The con	nputer architecture ai	med to reducing the ti	ime of	execution of instruc	ctions is		
		A	CISC	B. RISC	С.	8086	D. ISA		
	(20)	Stack m	nemory is maintained	by two registers					
			. BP,BI	B. SS,SP	С.	CS,SP	D. None of the above		
2.	(3 p	oints) Li	ist with examples 5 d	ifferent addressing mod	de.				
	(° P								
	S	olution:							
3	(3 n	oints) B	riefly describe the nu	rnose of each T state	timing	including the wait	state in the 8086 processor		
ο.		bus cycl		ipose of each i state		, including the ware	state in the 6000 processor		
		Ť							
	S	olution:							
1	(2 n	oints) C	algulate the memory	pages time of a 10 Mi	H7 pro	aggar Agguma ad	dross valid dolay (T) is		
4.		(3 points) Calculate the memory access time of a 10 MHZ processor. Assume address valid delay (T_{CLAV}) is 90 ns, data setup time (T_{DVCL}) is 40 ns,							
		,	(DVCL)	,					
	S	olution:							
		JIU11011.							
۲	(2	-:+-) 77	714:-414:	-f 0000: Oti	A T T	TINITID I NIMI			
Э.	(3 p	(3 points) What is the operation of 8086 pin Connections ALE, INTR and NMI.							
	S	olution:							
6.	(3 p	oints) W	That is the difference	of processor operating	modes	(real, protected as	nd flat mode).		

Microprocessors Nov 12, 2016

α	1 · 1 · .	
201	ution	

7. (3 points) [Bonus Question] Why processors implement Memory Paging as a memory management technique ? What is the purpose of Write Through (WT) and Dirty bits in page registers.

 ${\bf Solution:}$

With My Best Wishes Dr.Ahmed Bayoumi